AMCC PPC405 Specifikace

Procházejte online nebo si stáhněte Specifikace pro Procesory AMCC PPC405. AMCC PPC405 Specifications Uživatelská příručka

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 51
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 0
Part Number PPC405EP
Revision 1.08 – March 24, 2008
AMCC 1
PPC405EP
PowerPC 405EP Embedded Processor
Data Sheet
Features
• AMCC PowerPC
®
405 32-bit RISC processor
core operating up to 333MHz with 16KB D-
and I-caches
• PC-133 synchronous DRAM (SDRAM) inter-
face
- 32-bit interface for non-ECC applications
• 4KB on-chip memory (OCM)
• External peripheral bus
- Flash ROM/Boot ROM interface
- Direct support for 8- or 16-bit SRAM and
external peripherals
- Up to five devices
• DMA support for memory and UARTs.
- Scatter-gather chaining supported
- Four channels
• PCI Revision 2.2 compliant interface (32-bit, up
to 66MHz)
- Asynchronous PCI Bus interface
- Internal or external PCI Bus Arbiter
• Two Ethernet 10/100Mbps (full-duplex) ports
with media independent interface (MII)
• Programmable interrupt controller supports
seven external and 19 internal edge-triggered
or level-sensitive interrupts
• Programmable timers
• Software accessible event counters
• Two serial ports (16750 compatible UART)
• One IIC interface
• General purpose I/O (GPIO) available
• Supports JTAG for board level testing
• Internal processor local bus (PLB) runs at
SDRAM interface frequency
• Supports PowerPC processor boot from PCI
memory
Description
Designed specifically to address embedded
applications, the PowerPC 405EP (PPC405EP)
provides a high-performance, low-power solution that
interfaces to a wide range of peripherals by
incorporating on-chip power management features
and lower power dissipation requirements.
This chip contains a high-performance RISC
processor core, SDRAM controller, PCI bus interface,
Ethernet interface, control for external ROM and
peripherals, DMA with scatter-gather support, serial
ports, IIC interface, and general purpose I/O.
Technology: CMOS SA-27E, 0.18 μm (0.11 μm L
eff
)
Package: 31mm, 385-ball, enhanced plastic ball grid
array (E-PBGA)
Power (typical): 0.72W at 266MHz
Zobrazit stránku 0
1 2 3 4 5 6 ... 50 51

Shrnutí obsahu

Strany 1 - PPC405EP

Part Number PPC405EPRevision 1.08 – March 24, 2008AMCC 1PPC405EPPowerPC 405EP Embedded ProcessorData SheetFeatures• AMCC PowerPC® 405 32-bit RISC pro

Strany 2

PPC405EP – PowerPC 405EP Embedded Processor10 AMCCRevision 1.08 – March 24, 2008Data SheetSerial Interface• One 8-pin UART and one 2-pin (Tx and Rx o

Strany 3

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 11Data Sheet10/100 Mbps Ethernet MAC• Two ports capable of handling ful

Strany 4

PPC405EP – PowerPC 405EP Embedded Processor12 AMCCRevision 1.08 – March 24, 2008Data SheetFigure 2. 31mm, 385-Ball E-PBGA PackageAs1.27 TYP0.65 ± 0.0

Strany 5

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 13Data SheetPin ListsThe following table lists all the external signals

Strany 6

PPC405EP – PowerPC 405EP Embedded Processor14 AMCCRevision 1.08 – March 24, 2008Data SheetGND A01Ground Note: K10-K14, L10-L14, M10-M14, N10-N14, and

Strany 7

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 15Data SheetGND M01PowerNote: K10-K14, L10-L14, M10-M14, N10-N14, and P

Strany 8

PPC405EP – PowerPC 405EP Embedded Processor16 AMCCRevision 1.08 – March 24, 2008Data SheetGPIO00[PerBLast]A09System 35GPIO01[TS1E] AA23GPIO02[TS2E]

Strany 9

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 17Data SheetMemAddr00 AB15SDRAMNote: During a CAS cycle MemAddr00 is th

Strany 10 - Data Sheet

PPC405EP – PowerPC 405EP Embedded Processor18 AMCCRevision 1.08 – March 24, 2008Data SheetOVDDB11Power 36OVDDB09OVDDB19OVDDC17OVDDD13OVDDE06OVDDE07OV

Strany 11

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 19Data SheetPCIAD00 B16PCINote: PCIAD31 is the most significant bit (ms

Strany 12

PPC405EP – PowerPC 405EP Embedded Processor2 AMCCRevision 1.08 – March 24, 2008Data SheetTable of ContentsFeatures . . . . . . . . . . . . . . . . .

Strany 13

PPC405EP – PowerPC 405EP Embedded Processor20 AMCCRevision 1.08 – March 24, 2008Data SheetPCIReq0/Gnt E20PCI 31PCIReq1F20PCIReq2E22PCIResetG20 PCI

Strany 14

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 21Data SheetPerData00 P02External Slave PeripheralNote: PerData00 is th

Strany 15

PPC405EP – PowerPC 405EP Embedded Processor22 AMCCRevision 1.08 – March 24, 2008Data SheetSysReset AB20 System 35TCK Y02 JTAG 34TDI AA1 JTAG 34TDO

Strany 16

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 23Data SheetTable 4. Signals Listed by Ball Assignment (Sheet 1 of 6)Ba

Strany 17

PPC405EP – PowerPC 405EP Embedded Processor24 AMCCRevision 1.08 – March 24, 2008Data Sheet E01 PerWBE1 F01 PerData14 G01 GND H01 PerData09 E02 PHY

Strany 18

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 25Data Sheet J01 GPIO27[UART0_DTR] K01 GPIO25[UART0_DSR] L01 EMC0Tx0D

Strany 19

PPC405EP – PowerPC 405EP Embedded Processor26 AMCCRevision 1.08 – March 24, 2008Data Sheet N01OVDD P01 PerData02 R01 PHY0Rx1D0 T01 UART0_Rx N02 UAR

Strany 20

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 27Data Sheet U01 GND V01OVDD W01 EMC0Tx0En Y01 IICSDA U02 DQM3 V02 M

Strany 21

PPC405EP – PowerPC 405EP Embedded Processor28 AMCCRevision 1.08 – March 24, 2008Data Sheet AA01 TDI AB01 GND AC01 GND AA02 TDO AB02 GND AC02 GN

Strany 22

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 29Data SheetSignal ListThe following table provides a summary of the nu

Strany 23

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 3Data SheetList of FiguresPPC405EP Embedded Controller Functional Block

Strany 24

PPC405EP – PowerPC 405EP Embedded Processor30 AMCCRevision 1.08 – March 24, 2008Data SheetUnused I/OsStrapping of some pins may be necessary when the

Strany 25

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 31Data SheetTable 6. Signal Functional Description (Sheet 1 of 6)Second

Strany 26

PPC405EP – PowerPC 405EP Embedded Processor32 AMCCRevision 1.08 – March 24, 2008Data SheetPCIReq1:2 PCIReq input when internal arbiter is used. I5V t

Strany 27

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 33Data SheetSDRAM InterfaceMemData00:31Memory data bus.Notes:1. MemData

Strany 28

PPC405EP – PowerPC 405EP Embedded Processor34 AMCCRevision 1.08 – March 24, 2008Data SheetPerReady Ready to transfer data. I5V tolerant 3.3V LVTTL1[P

Strany 29

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 35Data SheetTDO Test data out. O5V tolerant 3.3V LVTTLTCK JTAG test cl

Strany 30

PPC405EP – PowerPC 405EP Embedded Processor36 AMCCRevision 1.08 – March 24, 2008Data Sheet PowerGNDGroundNote: K10-K14, L10-L14, M10-M14, N10-N14, an

Strany 31

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 37Data SheetNote:1. For a chip mounted on a JEDEC 2S2P card without a h

Strany 32

PPC405EP – PowerPC 405EP Embedded Processor38 AMCCRevision 1.08 – March 24, 2008Data SheetInput Leakage Current(no pull-up or pull-down)IIL100μAInput

Strany 33

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 39Data SheetFigure 3. 5V-Tolerant Input Current Table 10. Input Capa

Strany 34

PPC405EP – PowerPC 405EP Embedded Processor4 AMCCRevision 1.08 – March 24, 2008Data SheetOrdering, PVR, and JTAG InformationThis section provides the

Strany 35

PPC405EP – PowerPC 405EP Embedded Processor40 AMCCRevision 1.08 – March 24, 2008Data SheetTable 11. DC Electrical CharacteristicsParameter Symbol Min

Strany 36

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 41Data SheetTest ConditionsClock timing and switching characteristics a

Strany 37

PPC405EP – PowerPC 405EP Embedded Processor42 AMCCRevision 1.08 – March 24, 2008Data SheetFigure 4. Clocking WaveformTable 12. Clocking Specification

Strany 38

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 43Data SheetSpread Spectrum ClockingCare must be taken when using a spr

Strany 39

PPC405EP – PowerPC 405EP Embedded Processor44 AMCCRevision 1.08 – March 24, 2008Data SheetTable 13. Peripheral Interface Clock TimingsParameter Min M

Strany 40

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 45Data SheetFigure 5. Input Setup and Hold Timing WaveformFigure 6. Out

Strany 41

PPC405EP – PowerPC 405EP Embedded Processor46 AMCCRevision 1.08 – March 24, 2008Data Sheet Table 14. I/O Specifications—Group 1 (Sheet 1 of 2)Notes

Strany 42

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 47Data SheetInternal Peripheral InterfaceIICSCL na na na na 15.3 10.2II

Strany 43

PPC405EP – PowerPC 405EP Embedded Processor48 AMCCRevision 1.08 – March 24, 2008Data SheetTable 15. I/O Specifications—Group 2Notes:1. The SDRAM comm

Strany 44

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 49Data SheetInitializationThe following describes the method by which i

Strany 45

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 5Data SheetFigure 1. PPC405EP Embedded Controller Functional Block Diag

Strany 46

PPC405EP – PowerPC 405EP Embedded Processor50 AMCCRevision 1.08 – March 24, 2008Data SheetDocument Revision HistoryRevision Date Description1.01 07/3

Strany 47

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 51Data SheetApplied Micro Circuits Corporation215 Moffett Park Drive, S

Strany 48

PPC405EP – PowerPC 405EP Embedded Processor6 AMCCRevision 1.08 – March 24, 2008Data SheetAddress MapsThe PPC405EP incorporates two address maps. The

Strany 49

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 7Data SheetTable 2. DCR Address MapFunction Start Address End Address S

Strany 50

PPC405EP – PowerPC 405EP Embedded Processor8 AMCCRevision 1.08 – March 24, 2008Data SheetOn-Chip Memory (OCM)The OCM feature comprises a memory contr

Strany 51

PPC405EP – PowerPC 405EP Embedded ProcessorRevision 1.08 – March 24, 2008AMCC 9Data SheetSDRAM Memory ControllerThe PPC405EP Memory Controller core p

Komentáře k této Příručce

Žádné komentáře